



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	INO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/910,206	07/20/2001		Michael Beuten	10191/1873	2708
26646	7590	02/27/2006		EXAMINER	
KENYON ONE BROA		ON LLP	RAMPURIA, SATISH		
NEW YORK		0004	ART UNIT	PAPER NUMBER	
				2191	

DATE MAILED: 02/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Appli	cation No.	Applicant(s)					
Office Action Summary			0,206	BEUTEN ET AL.					
			iner	Art Unit					
		Satish	S. Rampuria	2191					
Period fo	The MAILING DATE of this communion Reply	cation appears or	the cover sheet	with the correspondence a	ddress				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MANAISIONS of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this community of the reply is specified above, the maximum states to reply within the set or extended period for reply very received by the Office later than three months afted patent term adjustment. See 37 CFR 1.704(b).	AILING DATE OF of 37 CFR 1.136(a). In runication. Intory period will apply a will, by statute, cause the	THIS COMMUN no event, however, may a und will expire SIX (6) MG a application to become	IICATION. a reply be timely filed ONTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).					
Status									
1) 又	Responsive to communication(s) filed	d on 31 October	2 <u>005</u> .						
2a)⊠	This action is FINAL . 2	b) ☐ This action	is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
4)⊠	☑ Claim(s) <u>1-14</u> is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
5) 🗌	Claim(s) is/are allowed.								
6)⊠	Claim(s) <u>1-14</u> is/are rejected.								
7)	Claim(s) is/are objected to.								
8)□	Claim(s) are subject to restrict	ion and/or election	on requirement.						
Applicat	ion Papers								
9)[The specification is objected to by the	Examiner.							
10)	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
	Applicant may not request that any object		•						
_	Replacement drawing sheet(s) including								
11)	The oath or declaration is objected to	by the Examiner	. Note the attach	ed Office Action or form F	PTO-152.				
Priority (ınder 35 U.S.C. § 119								
, —	Acknowledgment is made of a claim f All b) Some * c) None of:			. § 119(a)-(d) or (f).					
	 Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No 								
	3. Copies of the certified copies of				al Stage				
	application from the Internation				J				
* 5	See the attached detailed Office action			ot received.					
Attachmen	t(s)		_						
	e of References Cited (PTO-892)	FO 048)		v Summary (PTO-413) o(s)/Mail Date					
3) 🔲 Infor	e of Draftsperson's Patent Drawing Review (P mation Disclosure Statement(s) (PTO-1449 or F r No(s)/Mail Date			f Informal Patent Application (P	TO-152)				

Application/Control Number: 09/910,206 Page 2

Art Unit: 2191

Response to Amendment

1. This action is in response to the Amendment received on Oct. 31, 2005.

- 2. Claims 1-10, and 13 are amended.
- 3. Claims 1-14 are pending.

Response to Arguments

- 4. Applicant's arguments with respect to claims 1, 10, and 13 have been considered but are moot in view of the new ground(s) of rejection (see the rejection below).
- Applicant's arguments with respect to claims have been considered but they are not persuasive.

In the remarks, the applicant has argued that:

- Nothing in the background information discloses (or suggests) the features a debug logic triggering an exception upon access to a specific address range during a program execution time and executing an exception routine after the exception is triggered during the program execution time such that the access to the specific address range includes access to an illegal storage area, as provided for in the context of claims 1, 10, and 13, as presented.
- (ii) With respect to paragraph nine (9), claims 5 and 6 were rejected under 35 U.S.C. § 103(a) as unpatentable over the purported "admitted prior art" and the "Bengtsson" reference in view of U.S. Patent No. 6,697,972 ("Oshima").

Claims 5 and 6 depend from allowable claim 1. It is therefore respectfully requested that the obviousness rejections be withdrawn since claims 5 and 6 are allowable for essentially the same reasons as claim 1 as presented, and since the "Oshima" reference does not cure the critical deficiencies of the background information and the "Bengtsson" reference, which were explained above. This is because any review of the secondary "Oshima" reference makes clear that it simply does not in any way disclose or suggest the claim 1 features, as explained above. Accordingly, claims 5 and 6 are allowable.

Application/Control Number: 09/910,206

of U.S. Patent No. 6,535,811 ("Rowland").

Art Unit: 2191

(iii) With respect to paragraph nine (9), claim 9 was rejected under 35 U.S.C. § 103(a) as unpatentable over the purported "admitted prior art" and the "Bengtsson" reference in view

Claim 9 depends from allowable claim 1 as presented. It is therefore respectfully requested that the obviousness rejections be withdrawn since claim 9 is allowable for essentially the same reasons as claim 1 as presented, and since the secondary "Rowland" reference does not cure the critical deficiencies of the background information and the "Bengtsson" reference, which were explained above. This is because any review of the "Rowland" reference makes clear that it simply does not in any way disclose or suggest the features of claim 1 as presented, as explained above. Accordingly, claim 9 is allowable.

Page 3

Examiner's response:

- (i) In response to applicant's argument regarding the background information does not disclose the features recited in claims 1, 10, and 13, applicant's background information clearly states (page 2, lines 12-15, page 3, lines 1-2, and page 3, lines 23-25) the features as claimed that the features are known, a debug logic triggering an exception upon access to a specific address range during a program execution time and executing an exception routine after the exception is triggered during the program execution time such that the access to the specific address range includes illegal access to a storage area (see the rejection below). Applicant only makes general allegations and does not point out any errors in the rejection. Therefore, the rejection is proper and maintained herein.
- (ii) Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically

Application/Control Number: 09/910,206

Art Unit: 2191

pointing out how the language of the claims patentably distinguishes them from the references.

Page 4

- (iii) Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references.
- 6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2191

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

7. Claims 1-4, 7, 8, 10-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art in view of US Patent No. 6502209 to Bengtsson et al., hereinafter called Bengtsson and further in view of Japanese Patent No. JP405173890A to Weikmann hereinafter called Weikmann.

Per claims 1, 2, 3, 10, 13, and 14:

Admitted prior art discloses:

- A program stored in a computer readable medium, the program performing a method for monitoring an execution of a program that is executable on at least one microprocessor of a micro controller using a debug logic of the micro controller (Applicant's specification, page 2, lines 12-15 "The debug logic is used during the development of the program that is executable on the at least one microprocessor of the micro controller and is used for improvement of the visibility of the processes running in the micro controller")
- causing the debug logic to trigger an exception upon access to a specific address range during a program execution time (Applicant's specification, page 3, lines 1-2 "The debug logic can, as a rule, trigger an exception, e.g., an interrupt" and Applicant's specification, page 2, line 18 "The debug logic can learn from the address bus which selected address range was accessed") causing the debug logic to execute an exception routine after the exception is triggered during the program execution time (Applicant's specification, page 3, lines 23-25 "When access
- during the program execution time (Applicant's specification, page 3, lines 23-25 "When access to one of these addresses is attempted, an exception is triggered and an exception routine is

executed")

Admitted prior art does not explicitly disclose causing the at least one microprocessor to configure the debug logic.

However, Bengtsson discloses in an analogous computer system the debug chip is configured in DUT (device under test) (col. 4, lines 37-38 "debug chip 110C configured in DUT").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of configuring the microprocessor or DUT to debug logic as taught by Bengtsson in to the method of monitoring the program as taught in admitted prior art. The modification would be obvious because of one of ordinary skill in the art would be motivated configure the prior art microprocessor with debug logic to eliminate the excessive costs of the producing a special version chip for debugging purposes as suggested by Bengtsson (col. 2, lines 24-30).

Neither admitted prior art nor Bengtsson disclose the access to the specific address range includes illegal access to a storage area.

However, Weikmann discloses in an analogous computer system access to the specific address range includes illegal access to a storage area (page 8 [0032-0033, 0039] "address w which starts the secondary program in a storage region 34 is loaded to the auxiliary register 22. The value w is similarly memorized by the auxiliary register 24. When the address stored in said address register 14 is smaller than the address w stored in the auxiliary register 22, said

Art Unit: 2191

comparator 21 outputs a signal (that is, when the secondary program has accessed the illegal storage locations from 0 to w-1). Moreover, it is equal to the value w with which the contents of the program counter PC of a register file 13 are stored in the auxiliary register 24, or when it is more than it, a comparator 23 outputs a signal. In the case of the latter, the secondary program will be performed...").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method to access to the specific address range includes illegal access to a storage area as taught by Weikmann in to the method of monitoring the program as taught in combination system by admitted prior art and Bengtsson. The modification would be obvious because of one of ordinary skill in the art would be motivated to protect the access to an illegal storage area to provide the protection to the computer system as taught by Weikmann (page 6 [0009-0010]).

Per claim 4:

The rejection of claim 1 is incorporated, and further, admitted prior art does not explicitly disclose resetting the micro controller, starting up the micro controller again, and initializing the program.

However, Bengtsson discloses in an analogous computer system the power-on-reset unit coupled to the debug bus (col. 4, lines 21-24 "debug bus 140 is coupled to all chips... power-on-reset interrupts... other asynchronous events"). It is obvious to use the power-on-reset to reset microconroller and/or initialize the program.

Application/Control Number: 09/910,206

Art Unit: 2191

Therefore, it would have been obvious to a person of ordinary skill in the art at the time

Page 8

the invention was made to incorporate the power-on-reset as taught by Bengtsson in to the

method of monitoring the program as taught in admitted prior art. The modification would be

obvious because of one of ordinary skill in the art would be motivated reset the microcontroller

or DUT to make the new changes in effect.

Per claim 7 and 8:

The rejection of claim 1 is incorporated, and further, admitted prior art discloses:

- the debug logic monitors whether the program accesses a preselectable address range of a

memory during the program execution time (Applicant's specification, page 2, lines 18-21 "The

debug logic can learn from the address bus which selected address range was accessed, from the

data bus, which data is to be written into the selected address range or was read out of the

selected address range, and, from the control bus, whether a write or read access is to be

performed on the selected address range")

Per claim 11:

The rejection of claim 10 is incorporated, and further, admitted prior art discloses:

- the control element corresponds to one of a read-only memory and a flash memory

(Applicant's specification, page 2, lines 3-4 "internal control elements (e.g., a read-only memory

or a flash memory), and/or further components")

Per claim 12:

The rejection of claim 10 is incorporated, and further, admitted prior art discloses:

- the micro controller is arranged in a motor vehicle (Applicant's specification, page 2, lines 4-

5 "This type of micro controller is, for example, part of a controller for a motor vehicle")

8. Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted

prior art, Bengtsson in view of US Patent No. 6,697,972 to Oshima et al., hereinafter

called Oshima.

Per claims 5 and 6:

Neither admitted prior art nor Bengtsson discloses storing a fault in the memory and storing

memory address.

However, Oshima discloses in an analogous computer system storing a fault in the

memory and storing memory address (col. 5, lines 1-6 "OS fault detection time 13 and an OS

fault recovery method 14 are stored with regard to a monitored subject ID 18 (address), and AP

monitor fault detection time 15 and an AP monitor fault recovery method 16 are stored with

regard to a monitored subject ID 20").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time

the invention was made to incorporate storing a fault in the memory and storing memory

address as taught by Oshima in corresponding to the combination system for monitoring the

program as taught by admitted prior art and Bengtsson. The modification would be obvious

because of one of ordinary skill in the art would be motivated to store fault type and memory

address in the memory to start monitoring debugging where it left off as suggested by Oshima

(col. 1, lines 40-46).

Application/Control Number: 09/910,206 Page 10

Art Unit: 2191

Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art,
 Bengtsson in view of US Patent No. 6,535,811 to Rowland et al., hereinafter called
 Rowland.

Per claim 9:

Neither admitted prior art nor Bengtsson discloses a code sequence of the program, swapped out from a flash memory of the micro controller into a random access memory of the micro controller, in the flash memory.

However, Rowland discloses in an analogous computer system a code sequence of the program, swapped out from a flash memory of the micro controller into a random access memory of the micro controller, in the flash memory (col. 5, lines 23-25 "memory holding the executable code, typically some type of ROM, had to be swapped with a memory having the new executable code "burned in."" and col. 5, lines 27-29 "flash memory 22 comprises a flash EPROM. Thus, executable code for the microcontroller can be rewritten as necessary").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of swapping the code between memories as taught by Rowland into the method of monitoring the program as taught by the combination system of admitted prior art and Bengtsson. The modification would be obvious because of one of ordinary skill in the art would be motivated to swap the code between flash and RAM memories to read write the data control relationship during engine operation as suggested by (col. 2, lines 5-9).

Application/Control Number: 09/910,206 Page 11

Art Unit: 2191

Conclusion

10. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Satish S. Rampuria whose telephone number is (571) 272-

3732. The examiner can normally be reached on 8:30 am to 5:00 pm Monday to Friday

except every other Friday and federal holidays. Any inquiry of a general nature or relating to

the status of this application should be directed to the TC 2100 Group receptionist: 571-

272-2100

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Wei Y. Zhen can be reached on (571) 272-3708. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Satish S. Rampuria

Patent Examiner/Software Engineer

Art Unit 2191

MEI ZHEN

SUPERVISORY PATENT EXAMINER